



US009287458B2

(12) **United States Patent**
Togawa et al.

(10) **Patent No.:** **US 9,287,458 B2**
(45) **Date of Patent:** **Mar. 15, 2016**

(54) **SEMICONDUCTOR LIGHT EMITTING DIODE AND METHOD OF PRODUCING THE SAME**

(75) Inventors: **Hiroyuki Togawa**, Tokyo (JP);
Masayuki Nakano, Tokyo (JP);
Hidetaka Yamada, Tokyo (JP)

(73) Assignee: **DOWA ELECTRONICS MATERIALS CO., LTD.**, Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 92 days.

(21) Appl. No.: **13/148,777**

(22) PCT Filed: **Feb. 8, 2010**

(86) PCT No.: **PCT/JP2010/000736**

§ 371 (c)(1),
(2), (4) Date: **Aug. 10, 2011**

(87) PCT Pub. No.: **WO2010/092781**

PCT Pub. Date: **Aug. 19, 2010**

(65) **Prior Publication Data**

US 2011/0316030 A1 Dec. 29, 2011

(30) **Foreign Application Priority Data**

Feb. 10, 2009 (JP) 2009-028455

(51) **Int. Cl.**

H01L 33/38 (2010.01)

H01L 33/62 (2010.01)

H01L 33/00 (2010.01)

(52) **U.S. Cl.**

CPC **H01L 33/387** (2013.01); **H01L 33/382**
(2013.01); **H01L 33/62** (2013.01); **H01L**
33/0079 (2013.01)

(58) **Field of Classification Search**

None

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

2003/0216011 A1* 11/2003 Nakamura et al. 438/478
2006/0187990 A1* 8/2006 Shin 372/45.01

(Continued)

FOREIGN PATENT DOCUMENTS

DE 10 2007 020 291 A1 8/2008
EP 1 592 072 A2 11/2005

(Continued)

OTHER PUBLICATIONS

Office Action Appendix: Translation of Yasuda et al (JP-2004-172217 A) from Advanced Industrial Property Network operated by JPO. The default Japanese machine translation tool.*

(Continued)

Primary Examiner — Johannes P Mondt


(74) *Attorney, Agent, or Firm* — Oliff PLC

(57)

ABSTRACT

A semiconductor light emitting diode comprising: a support substrate; an intermediate layer including an intermediate electrode portion, a second conductive semiconductor layer, an active layer, a first conductive semiconductor layer and an upper electrode portion sequentially disposed on the upper surface side of the support substrate in this order; and a lower electrode layer provided on the lower surface side of the support substrate, wherein: the intermediate layer has at least one intermediate electrode portion extending linearly or in an island-like shape; and the upper electrode portion and the intermediate electrode portion are disposed, in a view obtained by projecting these electrode portions, on an imaginary plane in parallel with the upper surface of the support substrate, respectively, in a positional relationship that these electrode portions, are offset from each other.

12 Claims, 4 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

2007/0145405 A1 6/2007 Yamada et al.
 2008/0173885 A1* 7/2008 Kuromizu 257/98
 2008/0224164 A1 9/2008 Huang et al.
 2008/0230791 A1 9/2008 Lin et al.
 2009/0008668 A1 1/2009 Matsumura
 2009/0127578 A1* 5/2009 Masuya 257/98

FOREIGN PATENT DOCUMENTS

EP 1 821 346 A2 8/2007
 JP A-58-12380 1/1983
 JP A-03-003373 1/1991
 JP A-2004-172217 6/2004
 JP A-2007-221029 8/2007
 JP A-2007-258326 10/2007
 JP A-2008-263015 10/2008

KR 2009-0004675 A 1/2009
 WO WO 2007/036164 A1 4/2007
 WO WO 2007/094476 A1 8/2007

OTHER PUBLICATIONS

International Search Report issued in Application No. PCT/JP2010/000736; Dated Apr. 27, 2010 (With Translation).
 Jul. 16, 2013 Office Action issued in Chinese Patent Application No. 201080016160.5 (with translation).
 Jan. 10, 2014 Office Action issued in U.S. Appl. No. 13/148,816.
 Dec. 3, 2013 Extended Search Report issued in European Patent Application No. 10741061.5-1564/2398077.
 Dec. 9, 2013 Extended Search Report issued in European Patent Application No. 10741063.1-1564/2398078.
 Apr. 10, 2014 Office Action issued in Chinese Patent Application No. 201080016160.5 (with English Translation).
 Jul. 22, 2013 Office Action issued in U.S. Appl. No. 13/148,816.
 Sep. 23, 2015 Office Action issued in Korean Patent Application No. 10-2011-7019646.

* cited by examiner

FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3A




FIG. 3B ↓




FIG. 3C ↓




FIG. 3D ↓




FIG. 3E ↓




FIG. 3F ↓




FIG. 3G ↓




FIG. 3H ↓





FIG. 4

1

SEMICONDUCTOR LIGHT EMITTING DIODE AND METHOD OF PRODUCING THE SAME

TECHNICAL FIELD

The present invention relates to a semiconductor light emitting diode and a method of producing the same and, more specifically to a semiconductor light emitting diode with improved light output power and a method of producing the same.

PRIOR ART

In recent years, as applications of an LED (semiconductor light emitting diode) are diversified, there has been a demand for an LED having higher light output power.

In general, an LED has a configuration in which a semiconductor stack including, for example, an n-type semiconductor layer, an active layer, and a p-type semiconductor layer, is sandwiched between a pair of electrodes. When a voltage is applied to such an LED, light is generated in the active layer, and the light travels isotropically in all directions. It is known that a portion of such light traveling toward an electrode portion on the light extraction side is absorbed and/or reflected by the electrode portion without being emitted outside the LED, significantly affecting the light extraction efficiency.

In particular, thin-film semiconductor layers laminated by MOCVD or the like has a problem in that most of the light generated in an active layer immediately under an electrode portion on the light extraction side is absorbed and/or reflected by the electrode portion, which significantly decreases light extraction efficiency.

In order to solve such a problem as described above, JP-A 03-003373 discloses a technique of appropriately providing an electrode portion on the light extraction side with an intermediate energy gap layer made of an InGaP material in order to expand a light emitting region to parts of the active layer other than the part thereof immediately under the electrode portion, thereby improving the light extraction efficiency.

Further, JP-A 2007-221029 discloses a technique of forming a contact portion only in a part other than the part immediately under the electrode portion on the light extraction side to improve internal quantum efficiency by current confinement and also improve light extraction efficiency of the generated light.

It is generally considered that the farther a light emitting region of an active layer is distanced away from the position immediately under one electrode portion on the light extraction side, the less effect is caused by light blockage by the electrode portion on the light extraction side. On this basis, it has been conventionally practiced to improve the light extraction efficiency of LED by increasing the distance between the position immediately under the one electrode portion on the light extraction side and the other electrode portion paired with the one electrode portion.

However, simply increasing the aforementioned distance causes a problem in that the distance between the one electrode portion on the light extraction side and the other electrode portion paired therewith increases accordingly, which inevitably increases resistance when an electric current flows between these electrodes. However, the prior art has never paid any attention to an increase in forward voltage caused by this increase in resistance. Further, the prior art has never paid any attention to the relationship between light output power and a distance between the position immediately under the

2

one electrode portion on the light extraction side and the other electrode portion paired therewith.

DISCLOSURE OF THE INVENTION

Problems to be Solved by the Invention

An object of the present invention is to provide a semiconductor light emitting diode in which light output power is improved, while a relatively low forward voltage is maintained, by positioning an upper electrode portion as an electrode portion on the light extraction side and an intermediate electrode portion(s) paired with the upper electrode portion in an appropriate positional relationship, and a method of producing the same.

Means for Solving the Problem

To achieve the aforementioned object, the present invention primarily includes the following components.

(1) A semiconductor light emitting diode comprising: a support substrate; an intermediate layer including an intermediate electrode portion, a second conductive semiconductor layer, an active layer, a first conductive semiconductor layer and an upper electrode portion sequentially disposed on the upper surface side of the support substrate in this order; and a lower electrode layer provided on the lower surface side of the support substrate, wherein: the intermediate layer has at least one intermediate electrode portion extending linearly or in an island-like shape; and the upper electrode portion and the intermediate electrode portion are disposed, in a view obtained by projecting these electrode portions on an imaginary plane in parallel with the upper surface of the support substrate, respectively, in a positional relationship that these electrode portions are offset from each other and a contour of at least one of the upper electrode portion and the intermediate electrode portion extends in a wavy winding manner with a predetermined amplitude such that an inter-contour distance between contour lines of the upper electrode portion and the intermediate electrode portion facing each other partially decreases.

(2) The semiconductor light emitting diode described in (1) above, wherein difference between the maximum distance and the minimum distance of said inter-contour distance is within the range of 5 μm to 50 μm .

(3) The semiconductor light emitting diode described in (1) or (2) above, in which a metal layer as a reflective layer is further provided between the support substrate and the intermediate layer.

(4) A method of producing a semiconductor light emitting diode, comprising the steps of: forming a first conductive semiconductor layer, an active layer, and a second conductive semiconductor layer in this order on a growth substrate; forming an intermediate layer including an intermediate electrode portion on the second conductive semiconductor layer; bonding a support substrate onto the intermediate layer; exposing the first conductive semiconductor layer by removing the growth substrate; and forming an upper electrode portion on the exposed first conductive semiconductor layer, wherein the upper electrode portion and the intermediate electrode portion are disposed, in a view obtained by projecting these electrode portions on an imaginary plane in parallel with the upper surface of the support substrate, respectively, in a positional relationship that these electrode portions are offset from each other and a contour of at least one of the upper electrode portion and the intermediate electrode portion extends in a wavy winding manner with a predetermined

3

amplitude such that an inter-contour distance between contour lines of the upper electrode portion and the intermediate electrode portion facing each other partially decreases.

(5) The method of producing a semiconductor light emitting diode described in (4) above, wherein difference between the maximum distance and the minimum distance of said inter-contour distance is within the range of 5 μm to 50 μm .

(6) The method of producing a semiconductor light emitting diode described in (4) or (5) above, further comprising the step of forming a metal layer as a reflective layer on the intermediate layer.

Effect of the Invention

According to the semiconductor light emitting diode of the present invention, the upper electrode portion and the intermediate electrode portion are disposed in an adequate positional relationship, so that light output power can be improved while relatively low forward voltage is maintained.

According to the method of producing a semiconductor light emitting diode of the present invention, it is possible to produce a semiconductor light emitting diode capable of improving light output power while maintaining relatively low forward voltage by disposing the upper electrode portion and the intermediate electrode portion in an adequate positional relationship.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A and 1B are schematic views each illustrating a semiconductor light emitting diode according to the present invention.

FIGS. 2A to 2C are plan views respectively showing examples of the upper electrode portion of the semiconductor light emitting diode.

FIGS. 3A to 3H are schematic views illustrating a method of producing a semiconductor light emitting diode according to the present invention.

FIG. 4 is a plan view showing an example of the upper electrode portion of the semiconductor light emitting diode.

BEST MODE FOR CARRYING OUT THE INVENTION

Next, an embodiment of a semiconductor light emitting diode of the present invention will be described with reference to the drawings.

FIG. 1A is a plan view schematically showing a cross-sectional structure of a semiconductor light emitting diode according to the present invention before being diced, and FIG. 1B is a plan view schematically showing a predetermined chip obtained by dicing of the semiconductor light emitting diode.

As shown in FIG. 1A, a semiconductor light emitting diode 1 of the present invention has: a support substrate 2; an intermediate layer 3 including an intermediate electrode portion 3a, a second conductive semiconductor layer 4, an active layer 5, a first conductive semiconductor layer 6 and an upper electrode portion 7 sequentially disposed on the upper surface side of the support substrate in this order; and a lower electrode layer 8 provided on the lower surface side of the support substrate 2. The intermediate layer 3 has at least one intermediate electrode portion 3a extending linearly or in an island-like shape.

Further, the upper electrode portion 7 and the intermediate electrode portion 3a are disposed, in a view obtained by projecting these electrode portions 7, 3a on an imaginary

4

plane in parallel with the upper surface of the support substrate 2, respectively, in a positional relationship that these electrode portions 7, 3a are offset from each other and a contour of at least one of the upper electrode portion 7 and the intermediate electrode portion 3a (a contour of the upper electrode portion 7 in FIG. 1B) extends in a wavy winding manner with a predetermined amplitude such that an inter-contour distance d between contour lines of the upper electrode portion and the intermediate electrode portion facing each other partially decreases. In the present embodiment, the expression that "a contour of at least one of the upper electrode portion 7 and the intermediate electrode portion 3a extends in a wavy winding manner with a predetermined amplitude" means that, as shown in FIG. 1B and FIG. 2A, a contour of at least one of the upper electrode portion 7 and the intermediate electrode portion 3a (a contour of the upper electrode portion 7 in FIG. 1B and FIG. 2A) winding extends in a wavy pattern and that examples as shown in FIG. 2B and FIG. 2C are not included.

A light emitting region of the active layer 5 is offset with respect to the upper electrode portion 7 and thus the light extraction efficiency and light output power improve by disposing the upper electrode portion 7 and the intermediate electrode portion 3a to be offset from each other, as described above. Further, as a result of partially decreasing the inter-contour distance d, current density is increased and carriers are concentrated in a corresponding region, whereby a recombination probability increases and light output power improves. The minimum value d1 of the inter-contour distance d influences on forward voltage. As is understood by comparing, for example, FIG. 1B with FIG. 2C, and FIG. 2A with FIG. 2B, respectively, when the minimum value d1 of the inter-contour distance d is the same, the semiconductor light emitting diodes of the examples shown in FIG. 1B and FIG. 2A exhibit higher light output powers than those shown in FIG. 2C and FIG. 2B because the former examples each have a higher recombination probability due to concentration of carriers in a portion having a relatively short inter-contour distance d, as well as a smaller area of the upper electrode portion than the latter examples.

Difference (d2-d1) between the maximum value d2 and the minimum value d1 of the inter-contour distance d is preferably in the range of 5 μm to 50 μm . In a case where the difference (d2-d1) is smaller than 5 μm , the configurations of the upper electrode portion 7 and the intermediate electrode portion 3a will not be so much different from those shown in FIG. 2B and FIG. 2C, whereby a good effect caused by a wavy extending pattern described above cannot be obtained, i.e. it may not be possible to sufficiently obtain a good effect of the present invention that a recombination probability enhances due to increased current density and carrier concentration in the vicinity of a portion having relatively short d, caused by partially decreasing the inter-contour distance d. In a case where the difference (d2-d1) exceeds 50 μm , electric current may hardly flow in a region where the inter-contour distance d is relatively large, whereby a substantial light emitting area decreases and an effect of enhancing light output power may not be sufficiently obtained.

Examples of materials for the second conductive semiconductor layer 4, the active layer 5, and the first conductive semiconductor layer 6 include an AlGaAs-based material and an AlGaInP-based material. The type of a material for the support substrate 2 can be selected in accordance with these materials for the second conductive semiconductor layer 4, the active layer 5, and the first conductive semiconductor layer 6. The layers 4, 5, and 6 and the support substrate 2 may have a thicknesses of 1 μm to 10 μm , 10 nm to 500 nm (total

thickness), 1 μm to 10 μm , and 100 μm to 400 μm , respectively. In a case where the first conductivity type semiconductor layer 6 is a p-type layer, the second conductivity type semiconductor layer 4 is to be an n-type layer, and vice versa.

The upper electrode portion 7 may have a structure including an ohmic contact layer (50 nm to 500 nm) made of an AuGe-based alloy material and a pad layer (1 μm to 3 μm) for wire bonding formed by laminating an Au material on a Ti material. A material for the lower electrode layer 8 may be appropriately selected in accordance with the material of the support substrate 2.

A material of the intermediate electrode portion 3a may be, for example, an AuZn-based alloy material, and part of the intermediate layer 3 other than the intermediate electrode portion 3a can be made of, for example, an insulating material including a SiO_2 material or a Si_3N_4 material. Since it is desirable that relatively few irregularities exist on the surfaces of wafers at the time of bonding the support substrate 2, the intermediate electrode portion 3a preferably has a thickness equal to that of the insulating material layer, and the intermediate layer 3 preferably has a thickness of 50 nm to 500 nm. In a case where the thickness is less than 50 nm, insufficient insulation may be resulted. In a case where the thickness exceeds 500 nm, although the intended effect of the present application can be somehow achieved, influence of light caused by the insulating material may increase to an unignorable level and the effect achieved by thickening the intermediate layer 3 may reach a plateau, which renders further increase in the thickness uneconomical.

Further, it is preferable to further provide a metal layer 9 as a reflective layer between the support substrate 2 and the intermediate layer 3. Light emitted by the active layer 5 and proceeding toward the support substrate 2 can be effectively collected on the side of the upper electrode portion 7 by provision of the metal layer 9. Examples of a material for the metal layer 9 include Au, Al, Cu and a metal material for welding such as a solder material. In a case where the light emitting layer is to emit light having a wavelength corresponding to red to infrared, it is preferable that an Au material exhibiting a relatively high reflectivity with respect to light in the red-infrared wavelength range is used for the metal layer 9 and that the metal layer 9 has a thickness of 100 nm to 1000 nm. In the aforementioned case, if the thickness of the metal layer 9 is less than 100 nm, the light reflectivity may deteriorate. If the thickness of the metal layer 9 exceeds 1000 nm, although the intended effect of the present invention can be somehow achieved, the production cost may unnecessarily increase without enhancing light reflectivity, which is uneconomical.

Next, an embodiment of a method of producing the semiconductor light emitting diode according to the present invention will be described with respect to the drawings. FIGS. 3A to 3H schematically illustrate a method of producing a semiconductor light emitting diodes according to the present invention.

As shown in FIG. 3A, in the method of producing the semiconductor light emitting diode 1 of the present invention, the first conductive semiconductor layer 6, the active layer 5, and the second conductive semiconductor layer 4 are sequentially formed in this order on a growth substrate 10. These layers 6, 5, and 4 can be formed, for example, by epitaxial growth using MOCVD. The growth substrate 10 can be constituted as, for example, a GaAs substrate and thickness thereof although it is not limited in particular, may be in the range of 200 μm to 400 μm .

Next, as shown in FIG. 3B and FIG. 3C, the intermediate layer 3 including the intermediate electrode portion 3a is

formed on the second conductive semiconductor layer 4. The intermediate electrode portion 3a is deposited on the second conductive semiconductor layer 4, for example, by sputtering, electron beam vapor-deposition, resistance heating vapor-deposition, and then etched into a predetermined shape as shown in FIG. 3B. Subsequently, the laminate is subjected to a predetermined heat treatment to reduce the contact resistance between the intermediate electrode portion 3a and the second conductive semiconductor layer 4. An insulating film is then formed on the intermediate electrode portion 3a and the second conductive semiconductor layer 4, e.g. by sputtering or plasma CVD, and portions of the insulating film exceeding the height of the intermediate electrode portion 3a is removed, e.g. by wet etching or dry etching, to form the intermediate layer 3 as shown in FIG. 3C.

Next, as shown in FIG. 3D and FIG. 3E, the support substrate 2 is bonded onto the intermediate layer 3. It is preferable that the metal layer 9 as a reflective layer is formed on the intermediate layer 3 prior to this bonding process. The metal layer 9 may be formed by vapor-depositing, for example, Au, Al, or Cu, or a metal material welding such as a solder material on the intermediate layer 3. An Au material is preferable because the material allows bonding at a relatively low temperature and is less likely to be oxidized or corroded. A diffusion barrier layer (50 nm to 200 nm) made of, for example, a Pt material and a bonding layer (1 μm to 2 μm) made of, for example, an Au material may further be formed on the metal layer 9 prior to the bonding process. On the other hand, an ohmic contact layer (50 nm to 500 nm) made of e.g. an AuGe-based alloy material, an adhesion layer (50 nm to 200 nm) made of e.g. a Ti material, and a bonding layer (1 μm to 2 μm) made of e.g. an Au material, are preferably formed on the support substrate 2 prior to the bonding process. Bonding of the support substrate 2 onto the intermediate layer 3 is preferably performed by thermal pressure bonding, for example, at a temperature in the range of 250° C. to 400° C. for 15 to 120 minutes. Bonding wafers by way of the metal layer allows substrate bonding at a relatively low temperature, which enables bonding without deteriorating the characteristics or the structure of the semiconductor layer.

Thereafter, as shown in FIG. 3F, the growth substrate 10 is removed to expose the first conductive semiconductor layer 6. The growth substrate 10 may be removed by, for example, abrasion or wet etching. The etching solution can be selected depending on the material of the growth substrate 10.

As shown in FIG. 3G, the upper electrode portion 7 is formed on the exposed first conductive semiconductor layer 6. The upper electrode portion 7 may be formed, for example, by vapor-depositing a pad layer on the ohmic contact layer and subjecting the pad layer to wet etching after photolithography such that the upper electrode portion 7 and the intermediate electrode portion 3a are disposed, in a view obtained by projecting these electrode portions 7, 3a on an imaginary plane in parallel with the upper surface of the support substrate 2, respectively, in a positional relationship that these electrode portions 7, 3a are offset from each other and that a contour of at least one of the upper electrode portion 7 and the intermediate electrode portion 3a extends in a wavy winding manner with a predetermined amplitude to partially reduce an inter-contour distance d between contour lines of the upper electrode portion 7 and the intermediate electrode portion 3a facing each other, as shown in FIG. 1B or FIG. 2A, for example.

A light emitting region of the active layer 5 is offset with respect to the upper electrode portion 7 and thus the light extraction efficiency and light output power improve by disposing the upper electrode portion 7 and the intermediate electrode portion 3a to be offset from each other, as described above. Further, as a result of partially decreasing the inter-

contour distance d , current density is increased and carriers are concentrated in a corresponding region, whereby a recombination probability increases and light output power improves.

After that, the resulting laminate is subjected to a predetermined heat treatment so that the contact resistance between the upper electrode portion and the first conductive semiconductor layer **6** is reduced.

Further, the lower electrode layer **8** is formed by vapor-deposition on the lower side surface of the support substrate **2**, and dicing is performed as shown in FIG. 3H.

The semiconductor light emitting diode according to the present invention can be produced using such a method as described above.

The foregoing descriptions merely illustrate one example of embodiments of the present invention and various modifications can be made thereto in the accompanying claims.

EXAMPLE

Next, samples of the semiconductor light emitting diode of the present invention are prepared and performances thereof are evaluated. Details will be described below.

Samples of Examples are each prepared by sequentially forming, on a growth substrate made of a GaAs material (thickness: 280 μm) and having a cross-sectional structure as shown in FIG. 1A, an n-type semiconductor layer made of an $\text{Al}_{0.4}\text{Ga}_{0.6}\text{As}$ material (thickness: 5 μm , dopant: Te, concentration: $5 \times 10^{17}/\text{cm}^3$), an active layer having an InGaAs/AlGaAs multiple quantum-well structure (thicknesses: 8 inn/5 nm, 3 sets, total thickness: approximately 50 nm), and a p-type semiconductor layer made of an AlGaAs material (thickness: 2 μm , dopant: C, concentration: $1 \times 10^{18}/\text{cm}^3$) in this order by single epitaxial growth by MOCVD for each layer; vapor-depositing thereon an intermediate electrode portion material made of an AuZn alloy (Zn content: 5% by mass) by resistance heating vapor-deposition; subjecting the laminate to a predetermined photolithography process and etching subsequent thereto, to form an intermediate electrode portion (thickness: 100 nm); and subjecting the resulting laminate to a heat treatment at 400° C. to decrease contact resistance between the intermediate electrode portion and the p-type semiconductor layer.

Next, a Si_3N_4 material is deposited by plasma CVD on the intermediate electrode portion and the p-type semiconductor layer, and portions of the Si_3N_4 material exceeding the height of the intermediate electrode portion is removed by wet etching using a BHF etching solution to form an intermediate layer.

A metal layer (thickness: 500 nm) made of an Au material is formed as a reflective layer on the intermediate layer by

electron beam vapor-deposition. A diffusion barrier layer (thickness: 100 nm) made of a Pt material and a bonding layer (thickness: 1 μm) made of an Au material are formed on the metal layer. Further, a support substrate made of a GaAs material (thickness: 280 μm , dopant: Si, concentration: $2 \times 10^{18}/\text{cm}^3$) is prepared for bonding. An ohmic contact layer (thickness: 200 nm) made of an AuGe-based alloy (Ge content: 12% by mass) material, an adhesion layer (thickness: 100 nm) made of a Ti material, and a bonding layer (thickness: 1 μm) made of an Au material are formed on the support substrate prior to the bonding process. The bonding layer of the intermediate layer and the bonding layer of the support substrate are subjected to thermal pressure bonding at 350° C. for 30 minutes to bond the support substrate onto the intermediate layer. The structure thus obtained is agitated in a liquid containing aqueous ammonia, hydrogen peroxide solution and water in ratios of 1:12:18 (volume ratio) for two hours at room temperature to carry out wet etching to remove the growth substrate.

Next, an ohmic contact layer (thickness: 200 nm) made of an AuGe-based alloy (Ge content: 12% by mass) material and a pad layer obtained by laminating a Ti material on an Au material (Ti thickness: 100 nm, Au thickness: 2 μm) are vapor-deposited on the exposed n-type semiconductor layer by resistance heating vapor-deposition. The resulting laminate is then subjected to photolithography and wet etching subsequent thereto such that the upper electrode portion and the intermediate electrode portion are in such a positional relationship as shown in FIG. 1B, FIG. 4 or FIG. 2C (the contour configurations shown in FIG. 1B, those shown in FIG. 4 and those shown in FIG. 2C will be referred to as “upper wavy line”, “lower wavy line” and “upper-lower straight lines” in Table 1) in a view in which these electrode portions are projected on the upper surface of the support substrate from the side above the upper electrode portion. The resulting laminate is then subjected to a heat treatment at 380° C. In the structures shown in FIG. 1B, FIG. 4 and FIG. 2C, the upper electrode portions each having 20 μm width extend in an extended portion (7b in FIG. 1B) from a pad portion (7a in FIG. 1B) (100 $\mu\text{m} \times 100 \mu\text{m}$) for wire bonding formed at a corner of a chip.

Finally, a mesa is formed by etching the resulting product using a mixed solution of phosphoric acid and a hydrogen peroxide solution, and then square (500 $\mu\text{m} \times 500 \mu\text{m}$) chips are produced by dicing the mesa by dicing using a dicer.

The chips thus produced were set in an integrating sphere to measure forward voltage V_f (V) and light output power Po (mW) upon passing electric current of 20 mA thereto. The result is shown in Table 1. Light output power was measured using a total spectral flux measurement system (“SLMS-1021-S”, manufactured by Labsphere Co., Ltd.)

TABLE 1

	Electrode Configuration	Maximum Value d2 of Inter-Contour Distance (μm)	Minimum Value d1 of Inter-Contour Distance (μm)	Maximum Value d2 – Minimum Value d1 (mm)	Proportion of Light Emitting Area (%)	Light Output Power Po (mW)	Forward Voltage V_f (V)
Example 1	Upper Wavy Line	55	50	5	84.4	5.9	1.51
Example 2	Upper Wavy Line	60	45	15	84.4	7.8	1.48
Example 3	Upper Wavy Line	70	35	35	82.3	7.0	1.45
Example 4	Upper Wavy Line	80	30	50	80.4	5.5	1.43
Example 5	Lower Wavy Line	60	45	15	84.4	7.3	1.48
Comparable	Upper-Lower	35	35	0	81.0	5.2	1.45
Example 1	Straight Lines						
Comparable	Upper-Lower	45	45	0	81.1	5.1	1.47
Example 2	Straight Lines						

It is understood from the results shown in Table 1 that Examples 1 to 5 can improve light output power, while maintaining relatively low forward voltage, as compared with Comparative Examples 1 and 2.

In particular, the results show a clear correlation between the minimum value d1 of the inter-contour distance and the forward voltage. Difference in electrode configuration hardly affects when the minimum value d1 of the inter-contour distance remains the same.

Regarding light output power, when the minimum value d1 of the inter-contour distance is set in the range of 30 μm to 50 μm to maintain a relatively low forward voltage as in Examples and Comparative Examples, the maximum output is observed when difference (d2-d1) between the maximum and the minimum values of the inter-contour distance is 15 μm and the output tends to decrease as the amplitude of the wavy extending pattern is increased to more than 15 μm . It is assumed that this phenomenon occurs for following reasons. In a case where an amplitude of a wavy extending pattern is increased, the maximum value d2 of the inter-contour distance also increases accordingly. As the inter-electrode distance increases, current density presumably decreases and a region where electric current hardly flows is created, resulting in an increase in a proportion of areas when current density is relatively low (i.e. areas where light output power is significantly low) in the intended light emitting area. This is probably a factor of causing decrease in light output power. In a case where difference (d2-d1) between the maximum and the minimum values of the inter-contour distance is too large, although carriers are concentrated in a portion having a relatively short inter-contour distance d and light output power improves due to enhanced recombination probability, the aforementioned adverse effect of lowering light output power excels the improvement, possibly ending up with lower light output power of the semiconductor light emitting diode than a case where difference (d2-d1) between the maximum and the minimum values of the inter-contour distance is appropriately set.

Further, comparing the upper wavy line cases with the lower wavy line case, when the amplitude of a wavy extending pattern is the same, the upper wavy line case exhibits higher light output power than the lower wavy line case. Current density decreases as the inter-electrode distance increases, thereby creating an area having lowest current density at positions where the inter-contour distance d is the maximum. It is assumed that the upper wavy line case, in which these areas having lowest current density are located under the upper electrode portion which is less advantageous in terms of collecting light, is less affected by the low-current-density areas than the lower wavy line case in which these areas are located in the vicinities of the intermediate electrode portions.

INDUSTRIAL APPLICABILITY

According to the present invention, it is possible to produce a semiconductor light emitting diode capable of improving light output power with maintaining satisfactory low forward voltage by disposing an upper electrode portion and an intermediate electrode portion in an adequate positional relationship.

EXPLANATION OF NUMERAL REFERENCES

- 1: Semiconductor light emitting diode
- 2: Support substrate
- 3: Intermediate layer
- 3a: Intermediate electrode portion

4: Second conductive semiconductor

5: Active layer

6: First conductive semiconductor

7: Upper electrode portion

8: Lower electrode layer

9: Metal layer

10: Growth substrate

The invention claimed is:

1. A semiconductor light emitting diode comprising:

a support substrate;

an intermediate layer including: (i) at least one intermediate electrode portion extending linearly or in an island shape, (ii) a second conductive semiconductor layer, (iii) an active layer, (iv) a first conductive semiconductor layer, and (v) an upper electrode portion, which are sequentially disposed on an upper surface side of the support substrate in this order, the upper electrode portion including a pad portion and an extending portion; and

a lower electrode layer provided on a lower surface side of the support substrate, wherein:

the upper electrode portion and the intermediate electrode portion are disposed, in a view obtained by projecting these electrode portions on an imaginary plane in parallel with an upper surface of the support substrate, respectively, in a positional relationship wherein these electrode portions are offset from each other and a contour line of at least one of the extending portion of the upper electrode and the intermediate electrode portion extends in a wavy winding manner with a predetermined amplitude such that the extending portion of the upper electrode portion and the intermediate electrode portion facing each other have an inter-contour line distance varied therebetween.

2. The semiconductor light emitting diode described in claim 1, wherein difference between the maximum distance and the minimum distance of said inter-contour distance is within the range of 5 μm to 50 μm .

3. The semiconductor light emitting diode described in claim 1, in which a metal layer as a reflective layer is further provided between the support substrate and the intermediate layer.

4. A method of producing a semiconductor light emitting diode, comprising the steps of:

forming a first conductive semiconductor layer, an active layer, and a second conductive semiconductor layer in this order on a growth substrate;

forming an intermediate layer including an intermediate electrode portion on the second conductive semiconductor layer;

bonding a support substrate onto the intermediate layer; exposing the first conductive semiconductor layer by removing the growth substrate; and

forming an upper electrode portion having a pad portion and an extending portion on the exposed first conductive semiconductor layer,

wherein the upper electrode portion and the intermediate electrode portion are disposed, in a view obtained by projecting these electrode portions on an imaginary plane in parallel with an upper surface of the support substrate, respectively, in a positional relationship wherein these electrode portions are offset from each other and a contour line of at least one of the extending portion of the upper electrode portion and the intermediate electrode portion extends in a wavy winding manner with a predetermined amplitude such that the extending portion of the upper electrode portion and the

11

intermediate electrode portion facing each other have an inter-contour line distance varied therebetween.

5. The method of producing a semiconductor light emitting diode described in claim 4, wherein difference between the maximum distance and the minimum distance of said inter-contour distance is within the range of 5 μm to 50 μm .

6. The method of producing a semiconductor light emitting diode described in claim 4, further comprising the step of forming a metal layer as a reflective layer on the intermediate layer.

7. The semiconductor light emitting diode described in claim 2, in which a metal layer as a reflective layer is further provided between the support substrate and the intermediate layer.

8. The method of producing a semiconductor light emitting diode described in claim 5, further comprising the step of forming a metal layer as a reflective layer on the intermediate layer.

9. The semiconductor light emitting diode described in claim 1, wherein the upper electrode portion has an island

12

shape, and the extending portion is provided in circumference of the upper electrode portion.

10. The method of producing a semiconductor light emitting diode described in claim 4, wherein the upper electrode portion has an island shape, and the extending portion is provided in circumference of the upper electrode portion.

11. The semiconductor light emitting diode described in claim 1, wherein the inter-contour line distance between the extending portion of the upper electrode portion and the intermediate electrode portion varies along the entire length of the extending portion of the upper electrode portion facing opposite the intermediate electrode portion.

12. The method of producing a semiconductor light emitting diode described in claim 4, wherein the inter-contour line distance between the extending portion of the upper electrode portion and the intermediate electrode portion varies along the entire length of the extending portion of the upper electrode portion facing opposite the intermediate electrode portion.

* * * * *